[ベスト] verilog ifdef else 143185-Verilog ifdef or

Web The expression #ifdef Name evaluates to true in Name has been #define d In this case (true), the input file lines are processed until a #elseif, #else, or